Abstract. The DC noise margin is used to analyze the maximum noise tolerance on the output of the previous logic gate when the logic gates are connected in series. In order to make a logic gate stable and less sensitive to noise and disturbances, the interval of voltage value represented by logic 0 and logic 1 of input signal should be as large as possible. In this paper, the relationship between W p -to-W n ratio and the noise margins of CMOS inverter is studied. Through DC analysis of the transfer characteristics of several inverters with different sizes, the relationship between the switching threshold of CMOS inverters and W p -to-W n ratio is obtained. It is concluded that the threshold voltage is closest to VVD/2 when the ratio is 2.3:1.
The DC Voltage Transfer Characteristic of CMOS Inverter
The CMOS Inverter can invert the input signal, When V in is high and equal to Vdd, V out is low(0). On the other hand, when the input voltage is low(0V), Vout is high(Vdd).The conversion of output logic between 0 and 1 occurs when the input voltage is Vdd/2. Take the output signal as a function of the input signal and draw the relationship curve between them, the DC voltage transfer characteristic (VTC) curve of the ideal inverter shown in Figure 1 can be obtained. As shown in Figure1, when the input voltage is between 0 and Vdd/2, the corresponding output voltage is Vdd, which means for the input signal, any value between 0 and Vdd/2 corresponds to logical 0. Similarly, any value between Vdd/2 and Vdd corresponds to logical1. For the input voltage logic 0 and logic 1 of the input signal has a large range, both of which are Vdd/2, while logic 0 and logic 1 of the output signal correspond to two discrete voltage values, i.e. 0 volt and Vdd. The switching of output voltage between high and low levels occurs when the input voltage is Vdd/2. But for the actual inverters, the input signal and output signal are continuously changing, and the voltage belonging to logic 0 and logic 1 has a certain range. In addition, there are signals that neither belong to logic 0 nor to the value range of logic 1.In this case, the relationship between Vin and Vout is shown in figure 2 . If V OLM equals 0 and V OHM equals VDD, then the input voltage ranges from 0 to V IL can be considered as logic 0, and the input voltage ranges from V IH to VDD can be considered as logic 1(see figure 4).In figure 4 , the voltage ranges of V in that are considered as logic 0 and logic 1 are both smaller than that in figure 1,on the other hand, the voltage ranges of V out that are considered as logic 0 and logic 1 are both larger than that in figure 1 .
The slope of the VTC curve is defined as gain. Figure 4 shows when the vlotage range of V in is between 0 and V IL or between V IH and VDD, the gain is less than 1. Assuming that after adding noise ,the input voltage of the inverter is still in the range that the gain is less than 1, the logic of Vout can not be affected. 
The Noise Margins
In Figure 4 , there are two inverters connected in series. V MO is the outgoing signal of inverter M, it is superimposed with the noise Vn and forms V (M+1)I which is the incoming signal of inverter M+1. Assuming V MO is considerde as logic 1 and after being superimposed with Vn, V (M+1) I is reduced and doe not belong to the voltage range of logic 1,the logic error occurs.On the other hand, if V MO is considerde as logic 0 and aftering being superimposed with Vn, V (M+1) I is raised and doe not belong to the voltage range of logic 0,the logic error can also occur(see figuer 5). By analyzing Figure 5 we can draw the conclusion: if V MO is considerde as logic 1, equation (1) should be satisfied,and if V MO is considerde as logic 0, equation (2) should be satisfied.
(2) According to these expressions, the noise margins NM H and NM L are yielded as shown in equation (3) and equation (4).
(4) The ranges of NM H and NM L are shown in Figure 6 . The DC noise margins of the CMOS Inverter is determined by the minimum of NM H and NM L .Through symmetrical design, NM H and NM L can be equal thus the noise margin can reach the maximum value. In this case, the threshold V M shoule be equal to VDD/2. 
The Relationship between W p -to-W n ratio and the Vaule of Threshold V M
To improve the noise margin of logic gates, V M should be as close as possible to VDD/2, and the value of V M is related to the size ratio of PMOS transistors and NMOS transistors in CMOS inverters.
In Table 1 , W p represents the width of the PMOS transistor, and W n represents the width of the NMOS transistor. DC analysis of CMOS inverters is carried out according to the proportional relationship in the table to determine the value of the corresponding V M . The DC analysis results are shown in Figure 7 . Inorder to measure and compare the values of V M ,the VTC waves of the inverters are collapsed (see Figure 8) . 
Summary
CMOS inverter is a basic digital logic gate. Noise margin determines its ability to resist noise. Noise margin is related to the W p -to-W n ratio. Therefore, it is necessary to correctly select the dimensions of PMOS transistor and NMOS transistor.
Through the simulation of CMOS inverters with different sizes and comparing the value of threshold voltage, it is found that the width ratio of PMOS transistor and NMOS transistor is proportional to the size of threshold voltage. In the simulation documents used in this experiment, when the ratio of the two is 2.3:1, the maximum noise tolerance value is obtained.
